library verilog;
use verilog.vl_types.all;
entity incrementer is
    port(
        in_val          : in     vl_logic_vector(3 downto 0);
        out_val         : out    vl_logic_vector(3 downto 0)
    );
end incrementer;
